Abstract
An improved SI integrator circuit with reduced amplitude of transient glitches is proposed. The main advantage of the proposed topology is that, using an extra current mirror circuit, the same reduction of transient glitches is achieved as in the case in which an op-amp configuration was used.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
