Abstract
Reducing crystalline silicon (c-Si) wafer thickness is an effective method to reduce the fabrication cost as it constitutes a major portion of the photovoltaic module cost. However, the open-circuit voltage and fill factor depend on the wafer thickness; further, the short-circuit current density (JSC), affects the device performance negatively. Therefore, light trapping is vital for increasing the JSC of Si solar cells. Consequently, it is essential for improving the conversion efficiency of the solar cell and reduce its production cost by decreasing the wafer thickness. It can be assumed that the thickness of the Si wafer will gradually achieve a minimum value of ~ 100 μm in the future. Therefore, reducing the as-cut wafer thickness will result in a more efficient use of Si. This paper reports the surface modification for light trapping based on the Si solar cell application. Additionally, we introduce methods for surface modification, such as front-side texturing and rear-side polishing.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: Transactions on Electrical and Electronic Materials
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
