Superscalar Pipelined Matrix Multiplier in VHDL

Abstract

Parallel processing is used by simultaneous information processing to boost the computing velocity of the computer system. Parallel processing is implemented by pipeline processing.. In this paper we presented design of a A[100][100] x B[100][100] Pipelined Matrix Multiplier and its results is stored in P[100][100] matrix. We present design and stimulate a functional Pipelined Matrix Multiplier Unit. By which we can learn about the working of Pipelined Matrix Multiplier and how pipelining works. We also get the knowledge of clock timing and learn to make a timing critical design. In this Pipelined Matrix Multiplier Unit design we use design compiler, which is a module of Synopsys tools that uses lsi_10k library and BCCOM method to synthesis the design and simulate the design through VCS compiler.