Abstract
In this paper, we propose a sub-path delay estimation method for reconvergent paths. In recent years, as the fabrication process becomes finer, the process variation becomes much critical issue. Especially, the consideration of the timing error becomes much necessary. To solve the timing error, a post-silicon clock tuning is promising. To refine the timing yield, the high precision of the estimation of variation is important in the post-silicon clock tuning. In this paper, we propose the estimation for the reconvergent path with path-delay test. The efficiency is confirmed empirically.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.