Abstract
In this work, we present a new fabrication methodology to enable high-performance thin-film transistor (TFT) with submicron channel length. The method can exceed the resolution limit of a conventional photolithography compatible with large-area substrates such as a glass or a plastic. The lift-off and back-channel etching techniques were employed to delineate the channel in the bottom-gate top-contact configuration. The Al-doped InZnSnO TFTs with 0.8 μm channel length were successfully fabricated. Field-effect mobility of over 50 cm <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup> /Vs, subthreshold swing of 90 mV/dec, on/off current ratio of > 10 <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">10</sup> , and turn-on voltage of -0.24 V were obtained. Considering the compatibility with the current manufacturing process and facility, we expect that the method can be incorporated in an easy and cost-effective way into the TFT array for high-performance large-area electronics.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
