Abstract
In this study, we demonstrated a TSV wafer with hybrid via with fine pitch of 6 μm and 9 μm. An effective finite element analysis (FEA) modeling methodology was developed for warpage and stress analysis by considering both silicon and Cu via effect. Based on the effective model, parametric studies were conducted for wafer warpage, including wafer annealing temperature, reticle size, via depth and TSV design. FEA simulation results show that critical parameters are annealing temperature and TSV density. Several stress analysis models were also discussed and compared. TSV stress is independent of TSV location on wafer. Parametric study was also conducted for stress analysis using the simplified TSV array model. In addition, thinning process affecting on stress was also investigated.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
