Abstract

Quantum confinement in the ultra-thin silicon film of Double gate SOI MOSFETs affects the gate current ( I G). In this work, a systematic study on I G in such devices for various high- κ/stacked gate dielectric material combinations with Equivalent Oxide thickness in the range of 1 to 2 nm has been carried out using a simulator developed for this purpose. The lower I G in DG devices compared to bulk devices is attributed to reduced vertical electric field and quantum confinement effects. The amount of improvement is affected by the body thickness and the thickness of the gate dielectric. With higher value of κ, the reduction in I G is even more pronounced. The gate dielectric can thus be more aggressively scaled with DG MOSFETs than with bulk-MOSFETs. It is found from our studies that Al 2O 3 is a better interfacial layer than SiO 2 and La 2O 3 is the most promising dielectric material to sustain scaling for the next decade.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call