Abstract

Flash cell endurance performance is one of the most important index for flash technology, it becomes more and more challenge during the NOR flash cell scaling down. In this paper, it was reported the mechanism analysis and improvement method for NOR Flash cell endurance burn out in the advanced node beyond 65nm. Tunnel oxide, inter poly dielectric(IPD) film, dielectric film between control gate(CG) to active area(AA) have been analyzed through various experiments to explain the mechanism for NOR Flash cell endurance burn out. To be noticed, we found that CG to AA interface defect reduction and optimized chip probing (CP) screen methodology could be extremely good to enhance NOR Flash cell endurance performance.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.