Abstract
Trace-driven simulation has long been used in bothprocessor and memory studies. The large size of traces motivateddifferent techniques for trace reduction. These techniques oftencombine standard compression algorithms with trace-specificsolutions, taking into account the tradeoff between reduction inthe trace size and simulation slowdown due to decompression.This paper introduces SBC, a new algorithm for instruction anddata address trace compression based on instruction streams. Theproposed technique significantly reduces trace size andsimulation time, and it is orthogonal to general compressionalgorithms. When combined with gzip, SBC reduces the size ofSPEC CPU2000 traces 94-71968 times.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
