Year-end Sale % OFF 
Abstract
In this paper, a general biquadratic block is introduced. It consists of two delay units connected through different feedforward and feedback paths. Examples are given to demonstrate that the proposed biquadratic circuits require less total capacitance than the given biquads in the literature. Consequently, the proposed biquad occupies less chip area. Finally, the pole frequency and pole-Q sensitivities for the proposed circuits have been investigated.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEE Proceedings G (Electronic Circuits and Systems)
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
