Abstract

The material and devices in heterostructures of strained Si on relaxed Si-Ge layer have recently drawn much interest. Band structure, mobility and impurity scattering of strained silicon layers have been discussed. Single crystal growth of Si-Ge layer by Ge ion implantation is presented. Various structures of strained silicon-SiGe devices are described. The process feasibility analysis and numerical simulation of Ge implanted SiGe shannel PMOSFET is discussed. The effect of germanium profile on the performance of HBT and MOS is discussed.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.