Abstract
As semiconductor technology is scaled and voltage level is reduced, the impact of power supply variation has become very significant in predicting the realistic worst-case delays in integrated circuits. The analysis of power supply noise is inevitable since there is a high correlation between delay and supply voltage. Supply noise analysis has often used a vector-based STA approach. However, vector-based approaches are very expensive, particularly during the design phase. In this work, two novel vectorless approaches are described such that circuit delay increases due to power supply noise can be efficiently estimated. Experimental results on ISCAS89 circuits show not only the accuracy of our approaches, but also the indispensability of considering care-bits, which sensitize the longest paths during the power supply noise analysis.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
