Abstract
In nand Flash nonvolatile memories, the erase operation drives the memory cells threshold voltage toward negative values, barely representing a concern for multilevel architectures. However, during the analysis of the erase dynamics in charge trapping (CT) memory arrays using an incremental step pulse erase algorithm, it is found that a small population of memory cells ( ≈ 2%) may randomly exhibit anomalous fast erase dynamics, which causes threshold voltage fluctuations during cycling operations. The purpose of this letter is to provide a statistical characterization of this phenomenon in CT-nand Flash arrays, thus helping the comprehension of its underlying physical mechanisms.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callSimilar Papers
More From: IEEE Electron Device Letters
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
