Abstract
CMOS process variability is a major challenge in deep-submicron SoC designs. The variations in transistor parameters are complicating both timing and power consumption prediction. This article surveys recent progress in the statistical high-level synthesis area.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have