Abstract
Increased process variations in nano-scaled technologies lead to parametric failures in embedded SRAMs. The reduction of the supply voltage in order to ensure low leakage power leads to a decrease in robustness. These are the main factors which affect the failure probability and so the circuit yield. A widely used technique to determine the failure probability is the full Monte Carlo simulation. However, in order to achieve high accuracy, the number of simulations must be extremely large making this procedure very expensive time wise. In this paper, a method for fast and accurate estimation of the failure probability is proposed. The method can be applied with a set of performance or response functions, and throughout this paper the Static Noise Margin metric is used.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
