Abstract
In this paper, we propose a statistical analysis approach to consider the contributions across wide process variation permutations. The methodology is applied to a chip-to-connector high speed differential channel design for a multi-layer PCB. In addition, the contribution factor of each process variation parameter can be determined by the use of a sensitivity analysis. The DOE can be significantly reduced by over 50,000X using the Taguchi method reduction to 27. Finally, we acquire the sensitivity coefficient of each process variation parameters and probability distribution function of differential impedance, insertion loss, return loss and mode-conversion. And ±3σ impedance values were calculated and the statistical s-parameters are plotted. From these results, we can increase the confidence level of correlation between simulation and measurement because the proposed approach let us know the trend of variation of impedance and s-parameter by process variation.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
