Abstract
This paper presents a design methodology for implementing integrators and biquads based on the square-law relationship between gate voltage and drain current in a saturated MOS transistor. The resulting circuit architecture is suitable for implementation in BiCMOS or CMOS VLSI technology.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
