Abstract
A finite state machine synthesis procedure is proposed. The aim of the synthesis procedure is to combine some state variable functions with primary inputs and primary output functions, the former requiring zero area and the latter having to be implemented. The number of next state functions that have to be implemented is thus reduced, potentially reducing the area of the synthesized circuit. Also, as more of the state variables are directly observable and controllable, the testability of the implementation is increased. Experimental results are given to demonstrate the effectiveness of the procedure proposed in reducing area. >
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
