Abstract

Referring to the experimental data available, a modified pile gate bulk FinFET device with trapezoidal cross-section is analyzed through this paper. Two special features of Pile gate FinFET are trapezoidal cross-section and extended gate. The comprehensive performance metrics analysis justifies its improved performanceas compared to normal bulk FinFET. The device design analysis is also carried out for varying fin height, length of extension of the gate structure and bottom gate material work function. Thermal reliability is justified through analyzing electrical propertied for varying temperatures. The performance metrics considered for the analysis include threshold voltage, transconductance Subthreshold Slope, Drain Induced Barrier Lowering and Gate Induced Drain Leakage current.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.