Abstract
SummarySTAC‐A2™ is a compute and memory intensive industry benchmark in the field of market risk analysis. The benchmark specifications were created by the Securities Technology Analysis Center (STAC®), and are based on the inputs collected from the leading trading companies, universities, and high performance computing vendors. The specifications describe models that represent realistic market risk analysis workloads. In this paper, we discuss the development steps that lead to the competitive performance of the STAC‐A2 benchmark executed on systems consisting of Intel® Xeon® processors and an Intel® Xeon Phi™ coprocessor. We show the importance of the utilization of all parallel resources available on Intel architectures to achieve maximum performance. We demonstrate that the offload extension supported by Intel® Composer XE minimizes the efforts required to create accelerated applications by using only C/C++ language. With Intel's latest implementation of the STAC‐A2 benchmark, we were able to achieve a significant (800%) performance gain by using a heterogeneous approach running on two Intel Xeon E5‐2699 v3 processors and a single Intel® Xeon Phi™ 7120A card, compared with earlier version running on only two Intel Xeon E5‐2697 v2 processors. Copyright © 2016 John Wiley & Sons, Ltd.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: Concurrency and Computation: Practice and Experience
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
