Abstract
We report low-temperature conductance measurement on a Coulomb-blockaded dot in a silicon-on-insulator-based single-electron transistor with in-plane side gates. The linear conductance for 4.2 K at zero magnetic field exhibits up to three paired peaks, indicating simple alternating odd (spin 1/2)-even(spin 0) filling. Three intrapair spacings are found to be nearly a constant value, corresponding to the single charging energy U, whereas two interpair spacings are different which are associated with U+ΔE1 and U+ΔE2, i.e., successive quantized level spacings added to U. The quantized level spacings were also revealed in the nonlinear current staircases.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
