Abstract

Wirebonding process is one important assembly process responsible for providing electrical connections between the silicon die and the external leads of a semiconductor package or device. The process also brings along some challenges as the device becomes more complex and critical. This paper is focused on the prevention of the broken wire on neck during wirebonding process of an advanced semiconductor package with multi-die configuration. Extensive wire loop character-ization and optimization was done and a specialized wirebonding configuration solution was formulated. Ultimately, the solution prevented high loop and wire sagging that could touch or short-circuit the silicon die. For future works, the configuration could be applied on packages with comparable construction.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.