Abstract
Electroholography is attracting attention as an ideal 3D image presentation method. Developing such methods involves significant computational complexity; thus, they are difficult to realize. Typically, large cluster systems with a control PC and a field-programmable gate array (FPGA) acceleration board are used to reduce hologram calculation time. However such systems cannot be used for embedded 3D systems, such as a head-mounted display. In this study, we developed a compact holographic computer using a Xilinx Zynq UltraScale+ MPSoC with an ARM CPU and an FPGA on a single chip. The proposed system can reproduce a 3D video at 15 frames per second for a spatial light modulator of 1,920 $\times$× 1,080 pixels from an object represented by 6,500 point cloud sources. The proposed system can be embedded in various systems, e.g., head-mounted displays and 3D televisions.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
