Abstract

Field programmable gate arrays (FPGAs) are one of the most widespread reconfigurable devices in which various functions can be implemented by storing circuit connection information and logic values into configuration memories. One of the most important issues in the modern FPGA is the reduction of its static leakage power consumption. Flex Power FPGA, which has been proposed to overcome this problem, uses a body biasing technique to implement the fine-grained threshold voltage (Vt) programmability in the FPGA. A low-Vt state can be assigned only to the component circuits along the critical path of the application design mapped on the FPGA, so that the static leakage power consumption can be reduced drastically. Flex Power FPGA is an important application target for the SOTB (silicon on thin buried oxide) device, which features a wide-range body biasing ability and the high sensitivity of Vt variation by body biasing, resulting in a drastic subthreshold leakage current reduction caused by static leakage power. In this paper, the Flex Power FPGA test chip is fabricated in SOTB technology, and the functional test and performance evaluation of a mapped 32-bit binary counter circuit are performed successfully. As a result, a three orders of magnitude static leakage reduction with a bias range of 2.1 V demonstrates the excellent Vt controllability of the SOTB transistors, and the 1.2 V bias difference achieves a 50× leakage reduction without degrading speed.

Highlights

  • Field programmable gate arrays (FPGAs) are one of the most widespread reconfigurable devices in which various functions can be implemented by storing circuit connection information and logic values into configuration memories

  • While the increase of the silicon area, which lengthens interconnection wires, reduces the operating speed of mapped circuits on FPGAs, longer interconnection wires consume more dynamic power. This is one of the reasons why FPGAs are applied to advanced semiconductor process technologies aggressively

  • One of the most important issues in the modern FPGA is the reduction of its static leakage power consumption [1]

Read more

Summary

Introduction

Field programmable gate arrays (FPGAs) are one of the most widespread reconfigurable devices in which various functions can be implemented by storing circuit connection information and logic values into configuration memories. While the increase of the silicon area, which lengthens interconnection wires, reduces the operating speed of mapped circuits on FPGAs, longer interconnection wires consume more dynamic power. This is one of the reasons why FPGAs are applied to advanced semiconductor process technologies aggressively. The key factors to attain good static leakage power reduction performance are: (1) a higher sensitivity of the Vt in the transistor to the back gate bias; (2) a fine grain size of the Vt control domain; and (3) the nature of the critical path of the application design.

Overviews of the SOTB Transistor and Flex Power FPGA Architecture
Flex Poower FPGA Architecturre
Operatiing Speed annd Static Leeakage Currrent
Overheaad
Conclusions
Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.