Abstract
SCI is a new IEEE standard for supporting memory-shared parallelism. It is the only such interconnection interface that integrates cache coherency, scalability and is a standard [1]. Articles yet published about SCI are either too general to be really helpful for the actual designer [3], or only focus on a single aspect of the network, for example simulation of performances [4]. In this paper, we try give the designer who would implement an SCI system an overview as synthetical as possible, but yet accurate and useful. We will sucessively review the low level protocol, then the frame level and the coherency level. We conclude by discussing performances and comparing throughput with other high-speed networks.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
