Abstract
In this paper a slew rate enhancement method using some extra paths in recycling folded cascode (RFC) amplifier is presented. The added transistors are in cut-off region in the small-signal operation and will be automatically turned on during slewing phase. Therefore, negative and positive slew rates are improved without increasing power dissipation in the small-signal operation. Simulation results in 90 nm CMOS technology show a 2.4 times enhancement in the average slew rate and a 69 % reduction in the settling time without affecting the gain bandwidth and power dissipation compared to the conventional RFC structure.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
