Abstract
Multilevel RRAM array is one of the most promising candidates of next generation high density memory technology. In this paper, we investigate the size limitation of multilevel 1D1R RRAM array based on circuit simulation. Optimization of device characteristics and operation mode is obtained to increase the array size and the circuit performance. This work may be helpful for multilevel array design and application.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
