Abstract
Low-temperature epitaxial growth of Si/Si 1-x Ge x /Si heterostructures at high Ge fractions on Si(100) was investigated under the cleanest possible reaction environment of SiH 4 , GeH 4 and H 2 or Ar using an ultraclean hot-wall low-pressure chemical vapour deposition (LPCYD) system. It was found that relatively lower deposition temperatures were suitable for higher Ge fractions in order to prevent island growth of the layers during deposition. Atomically flat surfaces and interfaces for the heterostructure containing Si 0.8 Ge 0.2 , Si 0.5 Ge 0.5 and Si 0.3 Ge 0.7 layers were obtained by deposition at 550, 500 and 450 o C, respectively. Cross-sectional transmission electron microscope (TEM) images and Raman spectra show that such samples have excellent epitaxial qualities which are not degraded by wet oxidation for 2 hours at 700 o C. The Si 0.5 Ge 0.5 -channel metal-oxide-semiconductor field-effect transistor (MOSFET) having a flat surface has the highest peak field-effect mobility, resulting in the large mobility enhancements of about 70 at 300K and over 150% at 77K compared with those of the MOSFET without the Si 1-x Ge x -channel
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.