Abstract
A single-channel CMOS preamplifier circuit was fabricated as a part of R&D efforts to design a 128-channel preamplifier chip for a silicon vertex detector of the BELLE collaboration. The prototype chip was evaluated in detail with special emphasis being placed on its analog circuit design and performance. An eight-stage digital/analog pipe-line, and a quadruple-correlated noise filter with a low-noise preamplifier circuit include key technologies for the design.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Paper version not known
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: Nuclear instruments & methods in physics research. Section A, Accelerators, spectrometers, detectors and associated equipment
Paper Title
Journal
Date
