Abstract
Signal processing is frequently discussed topic nowadays. Digital Signal Processors (DSP) or Field Programmable Gate Array (FPGA) can process data at high rates. Arithmetic operations such as addition, subtraction, multiplication, division or square root are often used in DSP and FPGA. Several algorithms for square root computation on FPGA were designed in past years. This paper describes a proposal of single clock square root algorithm applicable on FPGA. The algorithm is formulated generally for any number of bits. Simulations and experiments for 16-bits binary numbers have confirmed that obtained results are equal to square root values rounded to nearest integer.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
