Abstract

A single-channel CMOS preamplifier circuit was fabricated as a part of R&D efforts to design a 128-channel preamplifier chip for a silicon vertex detector of the BELLE collaboration. The prototype chip was evaluated in detail with special emphasis being placed on its analog circuit design and performance. An eight-stage digital/analog pipe-line, and a quadruple-correlated noise filter with a low-noise preamplifier circuit include key technologies for the design.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.