Abstract
Realize the synchronous solution of target azimuth information and distance information in narrow pulse laser high-speed detection process to improve the time efficiency of detection system. A high-speed analog-to-digital (A/D) sampling chip, field-programmable gate array (FPGA) and related hardware circuit are used to establish a high-speed sampling and signal processing hardware system by performing related program configuration on each chip. Related algorithms such as pulse laser ranging method and azimuth resolution method based on four-quadrant detector are applied. At the same time, the denoising method based on Gauss white noise is adopted. Related simulation experiments and measured experiments are carried out. The simulation and experimental results show that the system realizes the synchronous solution of target azimuth information and distance information during the narrow pulse laser high-speed detection process, in which the distance error is not more than 1% and the azimuth error is not more than 5% and improve resource utilization rate.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
