Abstract
An explicit approach has been used to simulate switching noise in on-chip power distribution networks. This approach has been extended to analyze on-chip power distribution networks of field programmable gate array (FPGA), whose power distribution network is more irregular than that of an application specific integrated circuit (ASIC). The switching noise has been compared between the on-chip power distribution networks of FPGAs and ASICs. Switching noise simulation of power/ground grids requires a static IR drop analysis before the transient simulation. The importance of performing a static IR drop analysis prior to the transient simulation has been illustrated.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
