Abstract
Recent progress in silicon—on—insulator (SOI) technologies has made possible the fabrication of high quality ultra—thin film structures. Preliminary research has demonstrated the advantage of fully—depleted SOI MOSFET's in term of speed and improved resistance to hot carrier degradation. The specific dual‐gate configuration of SOI transistors is schematically presented in Fig. 1(a).
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: COMPEL - The international journal for computation and mathematics in electrical and electronic engineering
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
