Abstract
A simulatable logic circuit timing model is presented. This timing model is derived from the timing behaviour of MOS devices during transients. Analyses of the errors produced by the use of Newton-Raphson methods to linearise MOS devices and numerical integration algorithms to discretise derivative operators are carried out. Based on these analyses and simulation results the best algorithms are chosen to construct the simulatable timing model. This simulatable timing model consists only of conductances and independent current sources, so is easily incorporated with a lookup table model. A local variable time step control scheme based on the characteristics of the parameters and a simple equation, is implemented, to enhance the simulation speed. A simulator is implemented and the simulated results show that its simulation speed is over 200 times faster than SPICE2G.5 with comparable accuracy.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
More From: IEE Proceedings G (Electronic Circuits and Systems)
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.