Abstract

PECVD grown a-SiN x:H and a-SiC x:H films were investigated as dielectric films in the form of metal/insulator/p-silicon (MIS) structures. AC admittance of MIS structures was measured as a function of dc gate bias voltages and frequencies (1–1000 kHz) of the superimposed ac bias voltage (10 mV). For each applied bias voltage (from accumulating to inverting bias regimes), temperature ( T) dependence of both capacitance ( C) and conductance ( G / ω ) were measured to investigate majority/minority carrier behavior under various frequencies ω (kHz-MHz) as parameters. C and G / ω - T - ω measurements reveal that observed pairs of capacitance steps and conductance peaks are related to traps lying on the same energy value, residing in the insulator and at the interface of insulator/semiconductor structure and differing only through capture cross-sections. On the other hand, surface band bending ( ψ s ) of silicon and activation energy ( E A) deduced from the Arrhenius plot of the frequency vs. reciprocal temperature as a function of gate bias ( V G) seem linearly dependent, implying that E A reflects the ψ s variation.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.