Abstract
General-purpose programmable photonic processors rely on the large-scale integration of beamsplitters and reconfigurable phase shifters, distributed within unit cells or photonic gates. With their future evolution threatened by several hardware constrains, including the integration density that can be achieved with current mesh topologies, in this work, we present a unit cell topology design to increase the integration density of waveguide mesh arrangements based on folded Mach-Zehnder Interferometers. We report the design details of a 40-unit cell waveguide mesh integrated in a 11mm x 5.5 mm silicon nitride chip achieving, to the best of our knowledge, the highest integration density reported to date for a general-purpose photonic processor. The chip is electrically interfaced to a PCB and we report examples of reconfigurable optical beamsplitters, basic tunable microwave photonic filters with high peak rejection (40 dB approx.), as well as the dynamic interconnection and routing of 5G digitally modulated signals within the photonic mesh.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.