Abstract
When characterizing semiconductor components to determine their ESD robustness using a transmission line pulse (TLP) test system, there is no universally accepted standard procedure for performing the test available at present. In this paper, we address this issue whereby we study the impact of the following TLP characterization related variables: failure criterion, influence of stress step size and cumulative stress effects. We show that the failure criterion, `any increase in leakage', yields the most reproducible and reliable results in the devices tested.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.