Abstract
Realistic modeling of gate delay is of great importance in evaluating circuit path performances. Nonzero signal rise and fall times contribute to gate propagation delays and must be considered for realistic characterization of standard cells. In this paper, we present an accurate and simple method to model output rise and fall times. We show that this can be obtained in a framework of a more general macromodel of delays, using step responses corrected for slow-input ramp duration effects. The concept of fast and slow transitions is clearly explained in terms of the drive current available in the structure. A first validation of this modeling has been obtained by comparing calculated inverter output-ramp duration to simulated ones (HSPICE level and foundry card model on 0.35-/spl mu/m and 0.25-/spl mu/m processes). Finally, both the delay and output-ramp modeling are validated by comparing inverter array calculated and simulated total delay values.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
