Abstract
New low-sensitivity second-order digital-filter structures are proposed which are suited for implementation on an integrated signal processor with an on-chip fast multiplier. The inherent parallelism in such a processor is utilised to design very low sensitivity digital filters without any remarkable decrease in the overall throughput.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
