Abstract
A2RAM devices are fabricated using an adaptation of Si-nanowire process flow, including a Si-SiGe heterostructure. We present the effects of gate length, film thickness, bridge implantation conditions and the presence of LDD impacts on A2RAM memory performance. Despite the accidentally undoped polysilicon gate, we succeed in demonstrating 1T-DRAM programming and operation.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
