Abstract
SET propagation and mitigation in 65-nm CMOS test structures are investigated. Radiation tests showed a clear distortion of the SET pulse-widths related to the structures' design and layout as well as the efficacy of the employed mitigation techniques. Recommendations are provided to designers to simulate their designs to radiation effects, accounting for their layout and routing switches in the case of FPGAs. A special attention was also given to the trade-offs between charge sharing and charge collection efficiency of the first ion hits on a CMOS node that will greatly impact the final propagated SET pulse width in a given circuit layout.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
