Abstract
The article presents results of development of communication protocol for UART-like FPGA-systems. Developed communication protocol supports asynchronous oversampled signal transmission, with 4b/6b encoding for DC-balance maintaining. Algorithm of CPLD-based receiver of signals forming by this protocol is described. This development is relevant for the task of continuous transmission of several control signals over a fiber-optic line, when the use of ready-made UART devices is unjustified. The presented protocol and algorithm are easily implemented on the FPGA and can be used in devices where it is important to minimize the number of elements used. Also, the protocol contains encoding that allows the transmission of low-frequency signals along a line with DC-coupling.
Sign-in/Register to access full text options 
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
