Abstract
SoC validation has become more challenging due to extensive reuse of intellectual property (IP) components in today's design. Simulation and formal validation techniques are suffering longer computation time, limited coverage and combinatorial explosion. To enhance both techniques, it is necessary to work at high abstraction level. In this perspective, the proposed methodology assists abstraction of IP components. We present in this paper a technique to separate control state machine from the data processing in register transfer level (RTL) IP models as first requirement for our notion of abstract data processing. A dependency analysis is performed on the given model based on the information of control and data inputs provided by the designer to obtain two separate entities in the form of control and data slice. The control slice and abstract functional representation of data slice are intended to be used for rapid simulation, static formal analysis and understanding the functionality of the model.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
