Abstract

AbstractThe impact of timing jitter on PPM utilizing an erbium‐doped fiber amplifier (EDFA) front end is considered. In the absence of jitter the sensitivity calculations indicate that EDFA PPM offers 7.9–dB sensitivity improvement over EDFA PCM at 622 Mbit/s and λ = 1.53 μm. An original analysis and results are presented for the impact of the extracted slot clock timing jitter on EDFA PPM sensitivity. The jitter sensitivity penalty is shown to vary between 0.15 and 1.9 dB for the range of parameters considered. The selection of the slot phase‐lock loop (PLL) bandwidth that minimizes the jitter penalty is investigated. © 1994 John Wiley & Sons, Inc.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call