Abstract

The combined effects of TID, process corner, and temperature on the performance of high frequency RF circuits are presented. TID experiments at 25°C and 100°C on NMOSFETs and PMOSFETs fabricated in a commercial 45 nm technology show varied degradation in DC and RF performance. The combination of variation due to TID, process, and temperature causes the NMOSFET parameters to fall out of the pre-irradiation process/voltage/temperature (PVT) operating space. TID-aware compact models of MOSFETs are developed based on measured parametric degradation of the transistor behavior. The compact models are used to design a K-band LC voltage-controlled oscillator (VCO), operating at 22 GHz without any compensation circuitry. Circuit simulations show that a 500 krad(SiO2) dose on the VCO operating at 100°C and at the slow process corner can result in circuit failure for biases less than 500 mV. For higher biases, TID causes degradation in frequency, amplitude, and phase noise, causing inability of the VCO to meet the desired performance specifications.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.