Abstract

Fluctuations of work-in-progress (WIP) levels cause variability of cycle time and often lead to productivity losses in semiconductor wafer fabrication plants. To identify sources of such variability, we are developing a root cause analysis tool with history logs of operational events, such as high WIP or equipment downtime, as inputs to automatically find the chains of events that create the variability. In the root cause analysis, one of the key steps is to aggregate the observed events into groups that are likely in cause-effect relationships. For operational events that involve time lags in cause-effect relationships, grouping the events requires identification of the time windows of causality based on discrete event simulations. This paper describes a design and implementation of a simulator for this purpose. The simulator does not assume any statistical or mathematical model, and thus is simple to maintain.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.