Abstract

RTL and gate-level simulators can yield quite different views of the same circuit. This may mean logic bugs do not get spooted until late in the cycle.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call