Abstract
In this paper, an analysis on the thermal profile of Junctionless Nanowire Transistors is made, where self-heating effects are evaluated in devices with a large 4-contact gate, comparing the results with a minimized gate structure device. Tests are performed for different fin widths and fin heights. The analysis is based on three-dimensional simulations. Results showed that the gate structure is impactful to the thermal behavior of narrow small transistors, but not wide and tall ones.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.