Abstract
Self-contained single-chip charge-coupled split-electrode filters with 55 taps and a novel channel structure have been built with a double-level polysilicon NMOS process. Operating at a sample rate of 32 kHz, these devices provide a low-pass filter function with a passband from 0 to 3.2 kHz and a stopband above 4 kHz. The image charge on the sense electrodes is detected with a novel sensing circuit employing two on-chip operational amplifiers, one of which suppresses the common-mode signal on the two sense buses while the other one integrates the difference signal. In addition, the chips carry antialiasing prefilters, a correlated double sample-and-hold circuit to minimize reset noise and to restore the output signal, and all the necessary peripheral logic and biasing circuitry so that the devices can be operated from a single master clock and two power supplies of +12 and -5 V, respectively.
Published Version
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.